

IN THE CLAIMS:

Claims 1-20 have been amended herein. All of the pending claims 1 through 20 are presented below. This listing of claims will replace all prior versions and listings in the application. Please enter these claims as amended.

1. (Currently Amended) An assembly having multiple substrates and a plurality of semiconductor dice located on ~~said~~ the multiple substrates, comprising:
  - a base substrate having a first surface including a plurality of bond pads and a plurality of circuits connected to ~~said~~ the plurality of bond pads;
  - at least one first semiconductor die having an active surface having at least one bond pad thereon and having a second surface;
  - a first stacked substrate having a first surface, having a second surface, and having a plurality of circuits, ~~said~~ the at least one first semiconductor die electrically connected to ~~said~~ the first surface of ~~said~~ the first stacked substrate and having ~~said~~ the second surface thereof disposed on at least one portion of ~~said~~ the first surface of ~~said~~ the first stacked ~~nonconductive~~ substrate;
  - at least one second semiconductor die having a first surface having a plurality of bond pads located thereon, ~~said~~ the ~~first~~ second surface of ~~said~~ the at least one second semiconductor die attached to at least one portion of ~~said~~ the second surface of ~~said~~ the first stacked substrate;
  - at least one first connector connecting ~~said~~ the at least one bond pad of ~~said~~ the at least one first semiconductor die to at least one bond pad of ~~said~~ the plurality of bond pads of ~~said~~ the base substrate;
  - at least one second connector connecting at least one bond pad of ~~said~~ the plurality of bond pads of ~~said~~ the at least one second semiconductor die to at least one other bond pad of ~~said~~ the plurality of bond pads of ~~said~~ the base substrate;
  - a second stacked substrate having a first surface, having a second surface, and having a plurality of circuits;

at least one third semiconductor die having a first surface having a plurality of bond pads located thereon, ~~said the first second~~ surface of ~~said the~~ at least one third semiconductor die attached to at least one portion of ~~said the~~ first surface of ~~said the~~ second stacked ~~noneconductive~~ substrate; and

at least one third connector connecting at least one bond pad of ~~said the~~ plurality of bond pads of ~~said the~~ at least one third semiconductor die to ~~said the first second~~ surface of ~~said the~~ first stacked substrate.

2. (Currently Amended) The assembly of claim 1, wherein ~~said the~~ at least one first semiconductor die is located on ~~a~~ ~~the at least one~~ portion of ~~said the~~ first surface of ~~said the~~ first stacked substrate being electrically connected to ~~said the~~ first stacked substrate thereat.

3. (Currently Amended) The assembly of claim 1, wherein ~~said the~~ second surface of ~~said the~~ first stacked ~~noneconductive~~ substrate includes a plurality of bond ~~pads; pads~~ and wherein ~~said the~~ at least one second semiconductor die is located on and electrically connected to ~~said the at least one~~ portion of ~~said the~~ second surface of ~~said the~~ first stacked substrate.

4. (Currently Amended) The assembly of claim 1, wherein ~~said the~~ at least one first connector includes one of solder, conductive adhesives, Z-axis conductive material, flex-contacts, spring contacts, wire bonds, and TAB tape.

5. (Currently Amended) The assembly of claim 1, wherein ~~said the~~ base substrate further comprises a second surface having a plurality of bond pads located thereon.

6. (Currently Amended) The assembly of claim 5, further comprising connections attached to ~~said the~~ plurality of bond pads of ~~said the~~ second surface of ~~said the~~ base substrate for connection with external electrical circuitry.

7. (Currently Amended) The assembly of claim 6, further comprising a plurality of trace leads located on-said the base substrate connecting-said the plurality of bond pads of-said the first surface of-said the base substrate and-said the plurality of bond pads of-said the second surface of-said the base substrate.

8. (Currently Amended) The assembly of claim 1, further comprising:  
a base semiconductor die having a plurality of bond pads and disposed on-said the base substrate first surface; and  
at least one fourth connector connecting-said the at least one of-said the plurality of bond pads of said the first surface of-said the base substrate and-said the at least one bond pad of-said the base ~~at least one~~ first semiconductor die.

9. (Currently Amended) An assembly having a plurality of substrates and having a plurality of semiconductor dice comprising:  
a base substrate having a first surface including a plurality of bonds pads thereon, a second surface including a plurality of bond pads thereon, and a plurality of traces, at least one trace of-said the plurality of traces connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the base substrate to at least one bond pad of said the plurality of bond pads on-said the second surface of-said the base substrate;  
a first stacked substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of-said the first plurality of traces connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the first stacked substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the first stacked substrate, and a second plurality of traces, at least one trace of-said the second plurality of traces connected to another bond pad of-said the plurality of bond pads on said the first surface of-said the first stacked substrate;

a first semiconductor die disposed on-said the first surface of-said the first stacked substrate,-said the first semiconductor die connected to-said the at least one trace of-said the second plurality of traces connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the first stacked substrate;

a second stacked substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of-said the first plurality of traces of-said the second stacked ~~noneconductive~~ substrate connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the second stacked substrate, and a second plurality of traces, at least one trace of-said the second plurality of traces of-said the second stacked substrate connected to another bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked substrate;

a second semiconductor die disposed on-said the first surface of-said the second stacked substrate,-said the second semiconductor die connected to-said the at least one trace of said the second plurality of traces of-said the second stacked ~~noneconductive~~ substrate connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked substrate;

a third semiconductor die disposed on-said the second surface of-said the second stacked substrate;

a first plurality of connections connecting-said the base substrate and-said the first stacked substrate, at least one connection of-said the first plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the base substrate to-said the at least one bond pad of-said the plurality of bond pads on said the first surface of-said the first stacked substrate,-said the first plurality of connections connecting-said the base substrate and-said the first stacked substrate supporting-said the first stacked substrate;

a second plurality of connections connecting-said the second stacked substrate and-said the first stacked substrate, at least one connection of-said the second plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked substrate to-said the at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the first stacked substrate, said the second plurality of connections connecting-said the first stacked substrate and said the second stacked substrate supporting-said the second stacked substrate;

a third stacked nonconductive substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of-said the first plurality of traces of-said the third stacked nonconductive substrate connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the third stacked nonconductive substrate, and a second plurality of traces, at least one trace of-said the second plurality of traces of-said the third stacked nonconductive substrate connected to another bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate;

a fourth semiconductor die disposed on-said the second surface of-said the third stacked nonconductive substrate;

a fifth semiconductor die disposed on-said the first surface of-said the third stacked nonconductive substrate, said the fifth semiconductor die connected to-said the at least one trace of-said the second plurality of traces of-said the third stacked nonconductive substrate connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate; and

a third plurality of connections connecting-said the third stacked nonconductive substrate and said the second stacked substrate, at least one connection of-said the third plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate to-said the at

least one bond pad of-said the plurality of bond pads on-said the second surface of-said the second stacked substrate.

10. (Currently Amended) The assembly of claim 9, wherein-said the first plurality of connections includes solder, conductive adhesives, Z-axis conductive material, flex-contacts, spring contacts, wire bonds, and TAB tape.

11. (Currently Amended) The assembly of claim 9, wherein-said the second plurality of connections includes solder, conductive adhesives, Z-axis conductive material, flex-contacts, spring contacts, wire bonds, and TAB tape.

12. (Currently Amended) The assembly of claim 9, further comprising: a fourth plurality of connections, at least one connection of-said the fourth plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the base substrate to external electrical circuitry.

13. (Currently Amended) The assembly of claim 9, wherein-said the first semiconductor die disposed on-said the first surface of-said the first stacked substrate is connected to-said the at least one trace of-said the second plurality of traces connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the first stacked substrate through one of flip chip attachment, wirebonding, TAB tape, and a combination thereof.

14. (Currently Amended) The assembly of claim 9, wherein-said the second semiconductor die disposed on-said the first surface of-said the second stacked substrate is connected to-said the at least one trace of-said the second plurality of traces of-said the second stacked substrate connected to-said the another bond pad of-said the plurality of bond pads on

said the first surface of said the second stacked substrate through one of flip chip attachment, wirebonding, TAB tape, and a combination thereof.

15. (Currently Amended) The assembly of claim 9, wherein said the third semiconductor die disposed on said the second surface of said the second stacked substrate is connected to said the at least one bond pad of said the plurality of bond pads on said the second surface of said the second stacked substrate.

16. (Currently Amended) The assembly of claim 9, wherein said the third semiconductor die disposed on said the second surface of said the second stacked substrate is connected to said the at least one bond pad of said the plurality of bond pads on said the first surface of said the second stacked substrate.

17. (Currently Amended) The assembly of claim 9, wherein said the second semiconductor die disposed on said the first surface of said the second stacked substrate is connected to said the at least one bond pad of said the plurality of bond pads on said the second surface of said the second stacked substrate and wherein said the third semiconductor die disposed on said the second surface of said the second stacked substrate is connected to said the at least one bond pad of said the plurality of bond pads on said the second surface of said the second stacked substrate.

18. (Currently Amended) The assembly of claim 9, further comprising:  
a fourth stacked substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of said the first plurality of traces of said the fourth stacked substrate connecting at least one bond pad of said the plurality of bond pads on said the first surface of said the fourth stacked substrate to at least one bond pad of said the plurality of bond pads on said the second surface of said the fourth stacked substrate, and a second

plurality of traces, at least one trace of-said the second plurality of traces of-said the fourth stacked substrate connected to another bond pad of-said the plurality of bond pads on-said the first surface of-said the fourth stacked nonconductive substrate, -said the fourth stacked substrate located above-said the second stacked substrate, -said the fourth stacked substrate having a size less than sizes of-said the base substrate, -said the first stacked substrate, -said the second stacked substrate, and -said the third stacked nonconductive substrate;

a sixth semiconductor die disposed on-said the first surface of-said the fourth stacked substrate, -said the sixth semiconductor die connected to-said the at least one trace of-said the second plurality of traces of-said the fourth stacked substrate connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the fourth stacked substrate; and

a fourth plurality of connections connecting-said the fourth stacked substrate and-said the second stacked substrate, at least one connection of-said the fourth plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the fourth stacked substrate to-said the at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the second stacked substrate.

19. (Currently Amended) An assembly having a plurality of substrates and having a plurality of semiconductor dice comprising:

a base substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, and a plurality of traces, at least one trace of said the plurality of traces connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the base substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the base substrate;

a first stacked substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of-said the first plurality of traces connecting at least one bond pad of-said the

plurality of bond pads on-said the first surface of-said the first stacked substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the first stacked substrate, and a second plurality of traces, at least one trace of-said the second plurality of traces connected to another bond pad of-said the plurality of bond pads on-said the first surface of-said the first stacked substrate;

a plurality of first semiconductor dice disposed on-said the first surface of-said the first stacked substrate, each die of-said the plurality of first semiconductor dice connected to-said the at least one trace of-said the second plurality of traces connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the first stacked substrate;

a second stacked nonconductive substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of-said the first plurality of traces of-said the second stacked nonconductive substrate connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked nonconductive substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the second stacked nonconductive substrate, and a second plurality of traces, at least one trace of-said the second plurality of traces of-said the second stacked nonconductive substrate connected to another bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked nonconductive substrate;

a plurality of second semiconductor dice disposed on-said the first surface of-said the second stacked nonconductive substrate, each die of-said the plurality of second semiconductor dice connected to-said the at least one trace of-said the second plurality of traces of-said the second stacked nonconductive substrate connected to-said the another bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked nonconductive substrate;

a plurality of third semiconductor dice disposed on-said the second surface of-said the second stacked nonconductive substrate;

a first plurality of connections connecting-said the base substrate and-said the first stacked substrate, at least one connection of-said the first plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the base substrate to-said the at least one bond pad of-said the plurality of bond pads on said the first surface of-said the first stacked substrate,-said the first plurality of connections connecting-said the base substrate and-said the first stacked substrate supporting-said the first stacked substrate;

a second plurality of connections connecting-said the second stacked nonconductive substrate and said the first stacked substrate, at least one connection of-said the second plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the second stacked nonconductive substrate to-said the at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the first stacked substrate;

a third stacked nonconductive substrate having a first surface including a plurality of bond pads thereon, a second surface including a plurality of bond pads thereon, a first plurality of traces, at least one trace of-said the first plurality of traces of-said the third stacked nonconductive substrate connecting at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate to at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the third stacked nonconductive substrate, and a second plurality of traces, at least one trace of-said the second plurality of traces of-said the third stacked nonconductive substrate connected to another bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate;

a plurality of fourth semiconductor dice disposed on-said the first surface of-said the third stacked nonconductive substrate, each die of-said the plurality of fourth semiconductor dice connected to-said the at least one trace of-said the second plurality of traces of-said the third stacked nonconductive substrate connected to-said the another bond pad of-said the

plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate;

a plurality of fifth semiconductor dice disposed on-said the second surface of-said the third stacked nonconductive substrate; and

a third plurality of connections connecting-said the third stacked nonconductive substrate and said the second stacked nonconductive substrate, at least one connection of-said the third plurality of connections connecting-said the at least one bond pad of-said the plurality of bond pads on-said the first surface of-said the third stacked nonconductive substrate to said the at least one bond pad of-said the plurality of bond pads on-said the second surface of-said the second stacked nonconductive substrate.

20. (Currently Amended) The assembly of claim 19, wherein-said the first plurality of connections and second plurality of connections ~~each~~ includes one of solder, conductive adhesives, Z-axis conductive material, flex-contacts, spring contacts, wire bonds, and TAB tape. ~~of bond pads on said second surface of said base substrate to external electrical circuitry.~~